

INSTRUCTION LEVEL LOOP DE-OPTIMIZATION LOOP REROLLING AND SOFTWARE DE-PIPELINING

Erh-Wen Hu and Bogong Su, Dept. of Computer Science, William Paterson University Wayne NJ, USA
Jian Wang, Mobile Broadband Software Design, Ericsson, Ottawa, ON, Canada



DECOMPIATION

Important issue in software reverse engineering

- Porting legacy software
- Re-optimizing assembly code
- Detecting bugs
- Detecting malware

–Decompilation for modern high performance processors needs **instruction level de-optimization**

COMPILED/DECOMPILED for Instruction Level Parallel Assembly Code



LOOP UNROLLING another popular loop optimization technique

- Reduce loop overhead
- Loop unrolling provides more opportunities to increase instruction level parallelism

```

Original loop:
int x;
for (x = 0; x < 100; x++)
{
delete(x);
}

After loop unrolling:
int x;
for (x = 0; x < 100; x += 5)
{
delete(x);
delete(x + 1);
delete(x + 2);
delete(x + 3);
delete(x + 4);
}
    
```

LOOP UNROLLING + SOFTWARE PIPELINING

- further enhances the performance
- code is very complicated

Assembly code of fit_filterap function from SMV benchmark after unrolling and software pipelining

- Two level nested loop
- Optimization
 - ◊ inner unrolling x10
 - ◊ outer unrolling x2
 - ◊ then software pipelining
- Each row represents one *instruction group* containing several instructions executed in parallel

```

00000000: 00000000 00000000 00000000 00000000
00000004: 00000000 00000000 00000000 00000000
00000008: 00000000 00000000 00000000 00000000
0000000C: 00000000 00000000 00000000 00000000
00000010: 00000000 00000000 00000000 00000000
00000014: 00000000 00000000 00000000 00000000
00000018: 00000000 00000000 00000000 00000000
0000001C: 00000000 00000000 00000000 00000000
00000020: 00000000 00000000 00000000 00000000
00000024: 00000000 00000000 00000000 00000000
00000028: 00000000 00000000 00000000 00000000
0000002C: 00000000 00000000 00000000 00000000
00000030: 00000000 00000000 00000000 00000000
00000034: 00000000 00000000 00000000 00000000
00000038: 00000000 00000000 00000000 00000000
0000003C: 00000000 00000000 00000000 00000000
00000040: 00000000 00000000 00000000 00000000
00000044: 00000000 00000000 00000000 00000000
00000048: 00000000 00000000 00000000 00000000
0000004C: 00000000 00000000 00000000 00000000
00000050: 00000000 00000000 00000000 00000000
00000054: 00000000 00000000 00000000 00000000
00000058: 00000000 00000000 00000000 00000000
0000005C: 00000000 00000000 00000000 00000000
00000060: 00000000 00000000 00000000 00000000
00000064: 00000000 00000000 00000000 00000000
00000068: 00000000 00000000 00000000 00000000
0000006C: 00000000 00000000 00000000 00000000
00000070: 00000000 00000000 00000000 00000000
00000074: 00000000 00000000 00000000 00000000
00000078: 00000000 00000000 00000000 00000000
0000007C: 00000000 00000000 00000000 00000000
00000080: 00000000 00000000 00000000 00000000
00000084: 00000000 00000000 00000000 00000000
00000088: 00000000 00000000 00000000 00000000
0000008C: 00000000 00000000 00000000 00000000
00000090: 00000000 00000000 00000000 00000000
00000094: 00000000 00000000 00000000 00000000
00000098: 00000000 00000000 00000000 00000000
0000009C: 00000000 00000000 00000000 00000000
000000A0: 00000000 00000000 00000000 00000000
000000A4: 00000000 00000000 00000000 00000000
000000A8: 00000000 00000000 00000000 00000000
000000AC: 00000000 00000000 00000000 00000000
000000B0: 00000000 00000000 00000000 00000000
000000B4: 00000000 00000000 00000000 00000000
000000B8: 00000000 00000000 00000000 00000000
000000BC: 00000000 00000000 00000000 00000000
000000C0: 00000000 00000000 00000000 00000000
000000C4: 00000000 00000000 00000000 00000000
000000C8: 00000000 00000000 00000000 00000000
000000CC: 00000000 00000000 00000000 00000000
000000D0: 00000000 00000000 00000000 00000000
000000D4: 00000000 00000000 00000000 00000000
000000D8: 00000000 00000000 00000000 00000000
000000DC: 00000000 00000000 00000000 00000000
000000E0: 00000000 00000000 00000000 00000000
000000E4: 00000000 00000000 00000000 00000000
000000E8: 00000000 00000000 00000000 00000000
000000EC: 00000000 00000000 00000000 00000000
000000F0: 00000000 00000000 00000000 00000000
000000F4: 00000000 00000000 00000000 00000000
000000F8: 00000000 00000000 00000000 00000000
000000FC: 00000000 00000000 00000000 00000000
    
```

OBSERVATION

We observed eight optimized assembly code with unrolled and/or software pipelined loops generated by TI C6 compiler


- Three from EEMBC Telecommunication benchmarks
- Five from SMV benchmarks

Our observation:

In real DSP code, most subDDGs are **not** isomorphic

- Reasons
 - TI compiler replaces single-word instructions (e.g. LDW) with more efficient complex double-word instructions (LDDW)
 - Peephole optimization removes some instructions in some subDDGs
- Causing difficulties in loop rerolling

CATEGORY OF SUBDDGS




0. subDDGs are all isomorphic: use the same index register and have the same operations on their corresponding nodes.
1. contains some memory fetch instructions using an additional index register for accessing the same array due to limitation of instruction format when unrolling too many times.
2. uses two index registers to access the same array and an additional instruction in some subDDGs to move data across datapath, because memory fetch instruction must use the index register from its own datapath in the TI processor.
3. uses complex instructions to replace some simple instructions.
4. some of its instructions missing in its subDDGs due to peephole optimization.

METHODOLOGIES

1. Perform software de-pipelining first, then perform rerolling if the loop has been software pipelined after unrolling
2. Build data dependency graphs of subDDGs based on the analysis of innermost loops in assembly code. The process begins from the *last_instructions* to reduce the search space
3. Find clusters of potential unrolled copies including all isomorphic subDDGs and isomorphicable subDDGs
4. Convert all isomorphicable subDDGs to isomorphic subDDGs using symbolic calculation, instruction replacing, de-peephole optimization and other techniques
5. Use single loop to represent all isomorphic subDDGs, which is the rerolled loop.


FLOW CHART OF LOOP DE-OPTIMIZATION TECHNIQUE



- type_0: all subDDGs are isomorphic
- type_1: use different index registers
- type_2: uses two index registers and additional instruction
- type_3: uses complex instructions
- type_4: some of its instructions missing due to peephole optimization

WORKING EXAMPLE

StorePaths function in Viterbi of EEMBC



Characteristics of Unrolled Loops

No	Function Name	# Inst	# IG	# Inst	# IG	# Inst	# IG	# Inst	# IG	Loop Optimization Applied	subDDGs Number	subDDGs Type	Features of Isomorphicable subDDGs	Solution of Loop De-optimization
1	Dot product	1	-	100	1	-	50	-	-	unroll x2 then s/w pipelining	2	0	two index registers	software de-pipelining
2	Viterbi Decoder	1	-	31	0	-	0	-	-	unroll x4, then s/w pipelining	4	2	one extra MV instruction and two index registers	1. software de-pipelining 2. subDDG adjustment 3. symbolic calculation
3	Viterbi StorePaths	1	-	32	1	-	7	-	-	unroll x4, then s/w pipelining	7	3	use complex instructions	use simple instructions to replace complex instruction
4	SMV LSF_1	1	-	7	0	-	0	-	-	innermost unrolling x10	10	3	use complex instructions	use simple instructions to replace complex instruction
5	SMV LSF_2	3	9	128	10	2	9	128	0	innermost unrolling x7	7	4	one less instruction due to peephole optimization	de-peephole optimization
6	SMV LSF_3	3	9	128	7	2	9	128	0	innermost unrolling x10	10	2	one extra MV instruction and two index registers	1. software de-pipelining 2. subDDG adjustment 3. symbolic calculation
7	SMV LSF_4	2	7	-	10	1	7	-	0	inner unrolling x10 then outer s/w pipelining	10	3	use complex instructions	1. software de-pipelining 2. use simple instructions to replace complex instruction
8	SMV FLT	2	170	-	9	1	85	-	0	1. inner unrolling x10 2. outer unrolling x2 3. s/w pipelining	10	4	1. use complex instructions 2. two subDDGs have no load instruction due to peephole optimization 3. some subDDGs have extra MV instructions	1. software de-pipelining 2. use simple instructions to replace complex instruction 3. de-peephole optimization 4. subDDG adjustment

EXPERIMENTAL DATA

No.	name	Original				After De-pipelining				After Rerolling			
		# Inst	# IG	Clock Cycles	Loop Count	# Inst	# IG	Clock Cycles	Loop Count	# Inst	# IG	Clock Cycles	Loop Count
1	Dot product	46	19	123	50	14	12	50	21	8	802	100	
2	Viterbi FindMetrics	50	38	35	0	/	/	/	/	21	15	204	32
3	Viterbi StorePaths	45	54	208	7	40	35	211	8	18	16	243	32
4	SMV LSF_1	12	13	13	0	/	/	/	/	6	6	37	7
5	SMV LSF_2	86	43	40	0	/	/	/	/	13	11	120	10
6	SMV LSF_3	37	19	19	0	/	/	/	/	21	11	48	6
7	SMV LSF_4	144	35	125	7	71	38	146	7	10	8	430	70
8	SMV FLT	237	92	2997	85	171	60	5100	85	29	38	1320	outer 170, inner 9

- # Inst. denotes the number of instructions representing the code size
- # IG denotes the number of instruction groups
- Clock Cycles represent the execution time of specific code used in the experiment
- Three sections
 - ◊ the leftmost one is original assembly code
 - ◊ the rightmost section is the final result of the semantically equivalent sequential code after loop de-optimization (re-rolling and/or software de-pipelining)
 - ◊ The second section lists certain kernels after software de-pipelining
- In the final result, numbers of instructions, code sizes, and instruction groups, are reduced while the number of clock cycles is increased

EXPERIMENT

Select eight loop examples to conduct experiments manually

- Dot product, Viterbi Decoder and Viterbi StorePaths are from Viterbi function of EEMBC Telecommunication benchmark
- other five kernels are from SMV benchmark
- Original sets of assembly code are generated by TIC64 compiler
 - TIC64 is a digital signal processor with two datapaths, each consists of four function units and one memory port; May issue up to eight instructions including two memory fetches at same time
 - All examples have loop unrolling
 - Some involve both loop unrolling and software pipelining

Results

- Dot product is the simplest example
 - all its subDDGs are isomorphic subDDGs using the same index register
 - The *categorize_subDDGs* function determines it is type_0
 - The *forming_rerolled_loop* function can thus be called immediately

SMV FLT is the most complicated case

- the compiler unrolls the inner loop first, and then unrolls the code of outer loops, and finally software pipelines them
- peephole optimization is used to reduce some instructions, which further complicates the rerolling process

SUMMARY

- Our instruction level loop de-optimization algorithms involve software de-pipelining and loop rerolling
- Instruction level loop de-optimization can be very complicated, particularly when the assembly code after loop unrolling is combined with software pipelining and peephole optimization
- Although different compilers may generate different optimized assembly code, our approach can be a useful technique for the difficult tasks of loop rerolling and software de-pipelining necessary to decompile loops at instruction level
- In this paper, we consider only loop independent dependency and plan to extend it to handle loop carried dependency in the future.